

Docket No.: KUB-001



IFW
PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Kanji OTSUKA et al.

U.S. Patent Application No. 10/511, 720

:
:
:
:
: Group Art Unit: 2631

Filed: October 18, 2004

:
: Examiner:

For: HIGH-SPEED SIGNAL TRANSMISSION SYSTEM

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

SUBMISSION OF INFORMATION DISCLOSURE STATEMENT

Sir:

Submitted herewith are Information Disclosure Statement, Search Report and nineteen references.

Please consider the information disclosure statement.

Respectfully submitted,


KANESAKA BERNER & PARTNERS

A handwritten signature in cursive script, appearing to read "Manabu Kanesaka".

Manabu Kanesaka

Registration No. 31,467

1700 Diagonal Road, Suite 310
Alexandria, Virginia 22314
(703) 519-9785
Facsimile: (703) 519-7769
Date: June 19, 2006
MAN/kn



**INFORMATION DISCLOSURE
CITATION IN AN
APPLICATION
(PTO-1449)**

ATTY. DOCKET NO.
KUB-001

U.S. PATENT
APPLICATION NO.
10/511,720

APPLICANT
Kanji OTSUKA et al.

FILING DATE
October 18, 2004

GROUP

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						Yes	No
	08-242151 A	09/17/1996	Japan			X	
	2000-156627 A	06/06/2000	Japan			X	
	2001-211211	08/03/2001	Japan			X	
	11-284126	10/15/1999	Japan			X	
	2000-174505	06/23/2000	Japan			X	
	2001-210959	08/03/2001	Japan			X	
	08-288891	11/01/1996	Japan			X	
	2000-196018	07/14/2000	Japan			X	
	04-373202	12/25/1992	Japan			X	
	09-326608	12/16/1997	Japan			X	
	04-167703	06/15/1992	Japan			X	
	2002-300091	10/11/2002	Japan			X	
	2003-224462	08/08/2003	Japan			X	
	2002-124635	04/26/2002	Japan			X	
	WO97/50176 (JP11-511943)	12/31/1997	PCT			X	

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

	Masahiro Murakawa, Yuji Kasai, Eiichi Takahashi, Hidenori Sakanashi, Neil Marston, Kiryu Shogo and Tetsuya Higuchi, "Analog Evolvable Hardware and Its Applications," Technical Report of the Institute of Electronics, Information and Communication Engineers, Vol. 100, No. 89 (May 19, 2000), pp. 1-8 (AI2000-10)
	Isamu Kajitani, Tsutomu Hoshino, Masahiro Murakawa and Tetsuya Higuchi, "Implementation of the Circuit for Determining the Neural Network Structure with GAs," Japanese Neural Network Society Journal, Vol. 5, No. 4 (December 5, 1998), pp. 145-153
	Kenichi Itoh, "Science and Technology," Nikkan Kogyo Shimbun, Ltd., July 28, 1998, pp. 74-88
	Eikichi Yamashita, Hideyuki Ohashi and Kazuhiko Atsuki, "Simple CAD Formulas of Edge-Compensated Microstrip Lines," 1989 IEEE MTT-S International Microwave Symposium Digest (13-15 June 1989), pp. 339-342

EXAMINER

DATE CONSIDERED